Regviz

Raspberry Pi /RP2350 /CLOCKS /CLK_SYS_SELECTED

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CLK_SYS_SELECTED

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Raspberry Pi/RP2350/CLOCKS/CLK_SYS_SELECTED#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0CLK_SYS_SELECTED

Description

Indicates which src is currently selected (one-hot)

Fields

CLK_SYS_SELECTED

The glitchless multiplexer does not switch instantaneously (to avoid glitches), so software should poll this register to wait for the switch to complete. This register contains one decoded bit for each of the clock sources enumerated in the CTRL SRC field. At most one of these bits will be set at any time, indicating that clock is currently present at the output of the glitchless mux. Whilst switching is in progress, this register may briefly show all-0s.

Links

()

Register License

Copyright © 2024 Raspberry Pi Ltd.

SPDX-License-Identifier: BSD-3-Clause

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data